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Abstract
Spacewire is a real-time communication network for
use onboard satellites. It has been designed to transmit
both payload and control/command data. To guarantee
that communications respect the real-time constraints, de-
signers use tools to compute the worst-case end-to-end de-
lays. Among these tools, recursive flow analysis and Net-
work Calculus approaches have been studied. This paper
proposes to use the model-checking approach based on
timed automata. A case study based on an industrial one
is shown. Our approach is compared with recursive flow
analysis and Network Calculus.
Keywords. Timed automata, UPPAAL modeling,
Spacewire network, Worst-case delays analysis
1 Introduction
SpaceWire [9] is a communication network for use on-
board satellites which has been developed by the Euro-
pean Space Agency and the University of Dundee. It pro-
vides high-speed data exchanges, between sensors, mem-
ories, processing units and downlink telemetry.
One goal of SpaceWire is to carry both the payload and
the command/control traffic instead of using dedicated
buses, as MIL-STD-1553 buses, for both of them. Dif-
ferent requirements are needed: low throughput and very
strict time constraints for command/control traffic and a
sustained high bandwidth for payload.
SpaceWire is based on a part of the IEEE-1355 stan-
dard [1] and uses packet switching to connect several
equipments. Due to the space requirements (specially
the radiation tolerance), a minimal amount of data can
be stored in the routers. To ensure this, SpaceWire uses
wormhole routing: packets are not stored completely but
can be forwarded as soon as the output port is free. If the
output port is not free, the packet is blocked. In that case,
the packet cannot be transferred from the upstream router
blocking other packets. The consequence is a variation of
the end-to-end (ETE) delays for the packets. A method
to verify that the time constraints are guaranteed must be
defined.
A similar problem arises in the context of avionics
where an upper bound has to be computed in respect to the
certification. Two solutions are based on Network Calcu-
lus [5] and Trajectories [4]. However, the obtained upper
bounds are pessimistic due to their assumptions. Other
works have been devoted to compute the exact ETE delays
of such networks. Existing model checking approaches
[5, 8] implement an exhaustive analysis of all the possi-
ble scenarios. However, it cannot be applied to Avionics
Full DupleX switched Ethernet (AFDX) configurations
with more than 10 flows (a real one is more than 1000
flows) because of the well-known combinatorial explosion
problem. In [2], the study is extended by considering the
scheduling of the flows in the network. This drastically
reduces the number of scenarios.
In SpaceWire, the transmission of command/control
messages needs to verify that messages can be delivered
before their deadline. In [6], the computation of an up-
per bound of the worst case ETE delay of each message is
proposed. Two methods have been studied: one based on
Network Calculus and one based on a recursive flow anal-
ysis. These methods can analyze a complete Spacewire ar-
chitecture but are pessimistic when very small packets are
transmitted and when the traffic includes crossed flows.
An industrial case study composed of 20 periodic flows
sharing 4 Spacewire routers is also presented. The archi-
tecture seems to be small enough to be analyzed using
timed automata theory. This paper proposes to model a
Spacewire architecture in timed automata and to compute
the exact worst case ETE delays using model-checking.
In Section 2, the behavior of a Spacewire architecture
is encoded into timed automata. Section 3 is dedicated to
the description of a case study. In this section, the worst-
case delay analysis is computed and a complete scenario
leading to this worst-case delay is proposed. A compari-
son between the method used in this paper and Network
Calculus and Recursive Analysis is given in Section 4. Fi-
nally, Section 5 provides a conclusion and further work.
2 Modeling a Spacewire architecture using
timed automata
This section proposes to model a Spacewire network
architecture in timed automata and explains how to com-
pute the worst-case ETE delays using model-checking.
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t<=delay[idRouter_current][idPort]*L[idMes]
Packet_blocked
No_message
idApp : t_idApp
ask_transmit[idApp][idPort][idRouter_current]?
push(idApp), nbAccess++
ask_transmit[idMes][tableRoute[idMes][idRouter_next]][idRouter_next]!
ok_to_transmit[idMes][idPort][idRouter_current]!
t=0
ok_to_transmit[idMes][tableRoute[idMes][idRouter_next]][idRouter_next]?
nbAccess>=1
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ask_transmit[idApp][idPort][idRouter_current]?
push(idApp), nbAccess++
idApp : t_idApp
ask_transmit[idApp][idPort][idRouter_current]?
push(idApp), nbAccess++
nbAccess>1 && t==delay[idRouter_current][idPort]*L[idMes]
pop(), nbAccess--
nbAccess==1 && t==delay[idRouter_current][idPort]*L[idMes]
t=0,pop(), nbAccess--
idApp : t_idApp
ask_transmit[idApp][idPort][idRouter_current]?
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Figure 1. Automaton of a router output port
2.1 Timed automata overview
Timed automata have been first proposed by Alur and
Dill [3] in order to describe systems behavior with time. A
timed automaton is a finite automaton with a set of clocks,
i.e. real and positive variables increasing uniformly with
time. Transitions are labelled by a guard (condition on
clock values), actions and updates which assign new value
to clocks. Performing transitions requires no time. Con-
versely, time elapses in nodes. Each node is labelled by
an invariant, that is a boolean condition on clocks. The
node occupation is dependent of this invariant: the node is
occupied if the invariant is true.
The composition of timed automata is obtained by a
synchronous product. Each action a executed by a first
timed automaton corresponds to an action with the same
name a executed in parallel by a second timed automaton.
The two transitions are performed simultaneously. Thus
communication uses the rendez-vous mechanism.
Several extensions of timed automata have been pro-
posed. The approach that is considered in this paper is
based on timed automata with shared integer variables.
The values of these variables can be consulted and up-
dated by the different timed automata [7].
The modeling of a Spacewire architecture with timed
automata is now presented. It is based on UPPAAL [7].
2.2 Modeling a Spacewire architecture
A Spacewire architecture is composed of periodic
functions and routers. The timed automata system is then
composed of one automaton per periodic function, which
generates periodically a packet and one automaton per
router output port, which models the transmission of pack-
ets on the output link, considering the blocking mecha-
nism, the capacity of the link and the length of the mes-
sage.
Figure 1 represents the timed automata model of an
output port. When a packet is received by the output port,
it is pushed in an input queue corresponding to its priority
level. Then, the modeled behavior is as follows:
1. when the output port is free, a packet is chosen con-
sidering the wormhole routing policy. The output
port of the router is then blocked for other packets;
2. the system immediately asks to transmit the packet
to the next router. This simulates the transmission of
the head of the packet to the next router;
3. while the signal ok to transmit is not received by the
automaton, the packet is blocked. In the next router,
three cases are possible: (1) the output port is free
and the considered packet is chosen, the router sends
the signal ok to transmit and the packet is released;
(2) the output port becomes free and another packet
is chosen, the considered packet is still blocked in all
the upstream routers; and (3) the output port is wait-
ing for the signal ok to transmit from a downstream
router. So, the packet is blocked in the router and
all its upstream routers. This behavior is generalized
for all the routers and simulates the progress of the
packet item by item in the network;
4. finally, when receiving the signal ok to transmit, the
path to the destination is free and the packet is trans-
mitted. The automaton waits for a transmission
duration corresponding to the length of the packet
(L[idMes]) times the capacity of the output link (de-
lay[idRouter][idPort]).
The global model is obtained by combining both timed
automata representing output ports of the routers, and
timed automata modeling periodic functions.
Finally, the worst-case ETE transmission delays can be
computed using the model-checking approach.
2.3 Computing the worst-case ETE delay
A system modeled with timed automata can be veri-
fied using a reachability analysis which is performed by
model-checking. It consists in encoding each property in
terms of the reachability of a given node of one automaton
in the system. So, a property is verified by the reachability
of the associated node if and only if this node is reachable
from an initial configuration.
The worst-case ETE delay is obtained by verifying that
all the packets are received before a bounded delay. This
property is encoded by the test automaton depicted in Fig-
ure 2. When sending a packet, applications send immedi-
ately a signal start transmission, which indicates the be-
ginning of the transmission. The signal end transmission
needs to be received before a delay bound started when
the test automaton receives the signal start transmission.
If not, the rejected node bound exceeded is reached and
the property is false.
We will now use the worst-case ETE transmission de-
lays analysis presented here on a Spacewire case study.
3 Spacewire Case study
The case study of Figure 3 is a simplification of the
one proposed in [6]. It is composed of application nodes
Ai, a processor module PM and a mass memory unit MM.
Applications are sensors or actuators. They receive com-
mands (CMD) from the processor module and send back
bound_exceeded
transmitting
waiting_transmission
end_transmission[idApp]? start_transmission[idApp]?
t>bound[idApp]
t<=bound[idApp]
end_transmission[idApp]?
start_transmission[idApp]?
t=0
Figure 2. ETE delay test automaton
Traffic type Path Packet size (bytes) Period (ms)
SC (Scientific) Ai → MM 4000 20
HK (HouseKeeping) Ai → PM 2000 4
CMD (Command) PM → Ai 1000 2
Table 1. Case study configuration
scientific data (SC) which are stored in the mass memory
unit. They also send monitoring messages, named House-
Keeping (HK) messages, to the processor module. They
also send monitoring messages to the processor module.
Therefore, the network traffic is composed of 3 categories.
Table 1 gives the network path and the size of the trans-
mitted packets. All the flows are periodic.
When the output port of a router becomes free, a round-
robin procedure is used in order to choose which input
port has to be selected. For this configuration, the order is
A0 then A1 for router R0, A2 then A3 for router R1, and
R0 then R1 for router R2. The considered architecture is
modeled in timed automata and is composed of two timed
automata per Ai application, one sending a packet SC and
one sending a packet HK, three timed automata per Ri
which model the output ports of the routers, and one timed
automaton which sends CMD packets from PM.
Using UPPAAL model-checker, we compute the worst-
case ETE delays of each application flow. As an example,
the worst-case ETE transmission delay of the housekeep-
ing packets from A0 takes 4.6ms and Figures 3(a) to 3(h)
show a possible scenario which leads to this delay.
In the following section, we will compare the worst
case ETE delay computed by the model-checking method
and the one computed by Network Calculus and the Re-
cursive Analysis.
4 Comparison with Network Calculus and
Recursive Analysis
In [6], Network Calculus (NC) and Recursive Analysis
(RA) are applied to the worst-case ETE transmission de-
lays on an industrial case study. These solutions are pes-
simistic in some situations: RA cannot handle very small
packets correctly, especially if a bottleneck is present such
as a slow terminal and NC has trouble when the traffic in-
cludes crossed-flows. Conversely, model-checking (MC)
always give the exact worst-case ETE transmission delays.
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Figure 3. Worst-case ETE delay scenario for
A0 HouseKeeping packet
As an example, the network architecture of Figure 4 al-
lows to compare the three methods. It is composed of 4
applications and a router [6]. The bound of the worst-case
ETE delays is computed considering the crossed paths and
by varying the capacity of the link L4. Table 4(b) shows
the configuration of different studied scenarios and gives
the computed ETE delays in ms of the different methods.
In the first scenario, the RA gives the optimal bound but
not the NC. And in the second scenario,both f2 and f4
sends small sized packets. NC gives better results than
S12
S34
R
D13
D24
L1
L2
L3
L4
f2
f3
f1
f4
(a) Architecture
Flow Scenario 1 (L4 = 50 Mbps) Scenario 2 (L4 = 0.2 Mbps)
Size Period NC RA MC Size Period NC RA MC
f1 4000 20 2.08 1.99 1.98 4000 20 3.8 10 2.8
f2 500 8 2.26 1.99 1.98 20 32 4.6 16.2 3.8
f3 5000 20 2.06 1.99 1.98 5000 20 3.8 10 2.8
f4 400 8 2.06 1.99 1.98 20 32 3.8 16.2 3.8
(b) Configuration and results
Figure 4. Case study including bottleneck and crossed flows
the RA. For the two scenarios, model-checking gives the
exact worst-case ETE transmission delays. They are close
to those computed by the RA in the first scenario. The dif-
ference is due to the numeric approximations of the meth-
ods. The pessimism of the Recursive Analysis and Net-
work Calculus can be determined for the second scenario.
5 Conclusion and further work
The paper proposes a model-checking approach to
compute the exact worst-case ETE delays of Spacewire
periodic flows. In Spacewire architecture, wormhole rout-
ing is used to share communications on the network. This
mechanism has been modeled using timed automata the-
ory. A Spacewire case-study is proposed. Its configura-
tion is composed of 9 flows and 4 routers and is smaller
than a realistic configuration composed of at least 20
flows. The computation of worst case ETE delays for the
case study shown in this paper takes more than 1h on a
Macbook with 2.2 GHz Intel Core i7 processor having 8
GB RAM. However, by adding only one application, the
evaluation cannot be performed in reasonable amount of
time. This result is not surprising as model-checking ex-
ecutes an exhaustive analysis of all the scenarios. There-
fore, two problems have to be considered: the scale of
time units and the number of packets in the network.
In one hand, in a Spacewire configuration, the period
of the applications is a few milliseconds. And the trans-
mission delays takes a few nanoseconds. The model-
checking procedure considers all the possible valuations
of the clocks which leads to a huge number of states.In
another hand, due to the transmission delays of the pack-
ets and the periods of the applications, several packets of
an application can be in the network and have to be taken
into account when computing the worst-case ETE delays
of the packets they influence, i.e. packets which share the
same path, and lead to a huge number of scenarios.
In the context of the AFDX networks, the worst-case
ETE delay occurs when the waiting time in the output
ports of the switches is maximized. Thus, the problem
is to find a scenario which maximizes this waiting time.
A scenario is defined by the sequences of messages gen-
erated by the different applications and by the instant of
the first message sent by the application. Messages are
characterized by a Bandwidth Allocation Gap (BAG). The
BAG parameter is the minimum delay between two con-
secutive message transmissions. So, for each application,
it is possible to construct a periodic sequence of messages
by considering the BAG parameter. A small number of
configurations are worst-case scenario candidates: scenar-
ios where, at each switch output port, the message under
study arrives at the same time as one message from all
other input links of the corresponding switch output port.
In [2], the timed automata modeling takes into account
the real scheduling of the packets. Thus, thanks to the
BAG parameter, the number of possible scenarios can be
reduced and AFDX networks with up to 32 flows can be
analyzed. In a Spacewire architecture, because there is no
temporal relationship between the messages, the method
used in the AFDX context cannot be directly applied. The
problem is to build, for each Spacewire application, all the
sequences of messages which are candidate for the worst-
case ETE delay analysis. Further studies are needed to
optimize the method in order to analyze an industrial size
Spacewire architecture.
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